



Part	F710XX
Rev	CRISTAL
Doc No	SYSTEM BLOCK DIAGRAM
Rev	1


POWER BLOCK DIAGRAM




System Poewr On Sequence (spec)









F50I00 Power On Sequence B phase(real)




NB9P/M Poewr ON/OFF Sequence









Title		F711XX	
Size	Document Number	CPU Penryn 2/2	
Customer	F711XX	Date	Tuesday, July 08, 2008
		Sheet	6 of 51
		Rev	C




Reference Voltage for RCOMP




Title		F71IXX	
Size	Document Number	NB HOST/VSS	
Customer	F71IXX	Date	Tuesday, July 06, 2008
Date		Sheet	8 of 51

13_MA_DQ[63:0]




DDR SYSTEM MEMORY A

13_MB_DQ[63:0]



DDR SYSTEM MEMORY B



VSS


VSS NCTF

VSS SCB


VSS NC

F71IXX		
Doc. Number:	Document Number:	Rev. C
NB DDR INTERFACE/VSS		
Date:	Released: 13/06/2008	Page: 10 of 51


	F5010	F5010/INS
C148,C158,C197,C210	.1U-16-04Y-Z	0-04




Title			F711XX		
Doc	Document Number		Rev		
Category	F711XX		Rev		
Date	Wednesday, July 08, 2008	Sheet	11	of	51



Rev	F711XX		Rev
Doc	Document Number		
Revision	F711XX	NB GFX/VCC/NCTF POWER	2
Date	Tuesday, July 08, 2008	Printed	12 of 81






TRIM	Output Current
0	Default *
1	+10%

CH7318B(A)

Location	CH7318A	CH7318B *
Q5	Mount	Option
R208	Mount	Option
R1402	Option	Mount

HPDEN	HPD_SOURCE
0	Non-inverting output
1	Inverting output(Open drain) *






DDC_EN	Passgate
L	Disable
H	Enable

TMSD_EN#	In_Dc	TMSD_OUTx
H	High-Z	High-Z
L	50ohm Termination	Level shifting mode enabled

	NB_DVI_DAT	NB_DVI_CLK	FUNCTION
CH7318 *	2.2K pull up	2.2K pull up	
PS8101	47K pull up	47K pull up	DDCBUF_EN = LOW : DDC Passive Buffer (default)
	1.5K pull up	1.5K pull up	DDCBUF_EN = HIGH : DDC Active Buffer


Pin	CH7318B *	PS8101
3	10K pull down	4.7K pull up
4		4.7K pull up
6	1.2K 1	499R_1
10		NC
28	2.2K pull up	1.5K pull up
29	2.2K pull up	1.5K pull up
32	20K pull down	4.7K pull up
34	NC	4.7K pull up
35	10K pull down	4.7K pull up
13,14	Mount R210,C345	Option R210,C345
16,17	Mount R209,C344	Option R209,C344
19,20	Mount R206,C343	Option R206,C343
22,23	Mount R203,C342	Option R203,C342

F711XX			
File	Document Number		Rev
Site	Customer		C
NB DVI LEVEL SHIFTER			
Date:	Tuesday, July 08, 2008	Sheet:	14 of 51





Title		
F711XX		
Size	Document Number	Rev
B	F711XX	C
Date: Tuesday, July 08, 2008		Sheet 15 of 51

RTC Circuitry




ICH9M Internal VR Enable Strap (Internal VR for VccSus1_05, VccSus1_5 and VccCL1_5)	
0	Internal VR Disabled
1	Internal VR Enabled *

ICH9-M LAN100_SLP Strap (Internal VR for VccLAN1_05 and VccCL1_05)	
0	Internal VR Disabled
1	Internal VR Enabled *





SATA Port	Location
SATA0	Main HDD
SATA1	SATA ODD
SATA4	2nd HDD
SATA5	e-SATA








Title		F71IXX	
Size	Document Number	Rev	
Custom	F71IXX	C	
Date:	Tuesday, July 08, 2008	Sheet	16 of 51





As Test Point



Sample on PWROK rise edge
 01 = SPI
 10 = PCI
 11 = LPC
 (Internal PU)
 Strap SPKR 1:Normal 0:No Reboot Mode




Resume Power GPIO [8:10] [12:15] [25:28]




PCIe Lane	Location
PCIe 1	ENT5 (NEW CARD)
PCIe 2	ENT1 (CARD)
PCIe 3	ENT1 (MILICARD2)
PCIe 4	ENT1 (MILICARD1)
PCIe 5	ENT1 (NEW CARD)
PCIe 6	ENT1 (CARD)

USB	Location
USB 0	CN6 (USB)
USB 1	CN6 (USB)
USB 2	ENT1 (CARD)
USB 3	CN5 (WEB-CAM)
USB 4	ENT1 (MILICARD1)
USB 5	ENT5 (MILICARD1)
USB 6	ENT5 (NEW CARD)
USB 8	CN6 (USB)


MASTER HDD CON



MB24






SATA ODD CON









2ND HDD CON

RESERVED FOR 17" 2ND HDD



e-SATA CON






	H	L
MDIO7	On-board *	Add-in card
MDIO12	CR1_PCTLN high active	CR1_PCTLN low active
MDIO14	CR1_LEDN high active	CR1_LEDN low active


MDIO12 is no use in MP version IC

Title			F71IXX		
Size	Document Number				Rev
Custom	F71JXX	IEEE1394A			C
Date:	Tuesday, July 08, 2008	Sheet	23	of	51


CPU FAN CONTROL




High speed current return path Capacitor




CPU POWER MONITOR




File	F711XX		
Size	Document Number	Rev	C
Custom	CPU FAN/SCRIP CAP/VCORE SENS		
Date:	Tuesday, July 08, 2008	Sheet	24 of 51




KEYBOARD CON




Debug BD CON




TP CON



FLASH ROM(SPI)




SMBUS LEVEL SHIFT



CPU TYPE





Platform ID




F711XX		
Doc	Document Number	FC
Rev	F711XX	EC IT8512 / BIOS / TP CON
Rev	10/06/05	10/06/05


PROJECT	F50I0	F50IN0	F50IN5
Adaptor	65W	90W	120W
Rsense	33m Ohm	25m Ohm	18m Ohm
Stop Charger	60W	80W	110W



DDR Termination




Title		F711XX	
Size	Document Number	Rev C	
Custom	F711XX	DC IN / SYS MEM TERMINATION	
Date:	Tuesday, July 08, 2008	Sheet	26 of 51



VID TABLE

6	5	4	3	2	1	0	Vcore	Status
0	0	1	0	0	0	0	1.2875	Yonah(HFM)
0	0	1	1	0	0	0	1.2000	Boot Vout
0	0	1	1	1	0	0	1.1500	Merom(HFM)
0	1	1	0	1	0	1	0.8375	Y&M(LFM)
0	1	1	1	0	1	1	0.7625	Y&M(Deeper Sleep)
1	1	1	1	1	1	1	0.0000	Shut down

LX1/LX2 Ad4 layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.



Sense lines are 16 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.


Use differential routing away from switch nodes 8770LX1 and 8770LX2

Use differential routing away from switch nodes 8770LX1 and 8770LX2

Distribute evenly between N side and S side, preferably on secondary side.

File			
F71XX			
Sheet	Document Number	CPU CORE	
Part	F71XX		
Date:	Verisec, July 08, 2008	Sheet	27 of 51

Output Voltage = [Vref x R2/(R1+R2)] x 2







+3V/+5V_ON Voltage	Mode
<0.4V	OFF
>0.6V	PWM
>2.1V	SKIP


3.3V / 6A

5V / 6A




R1112	F5010	F5010/IN5
	100K-1-04	20K-1-04



F711XX		
File	Document Number	Rev
Author	F711XX	1
Date:	Monday, July 08, 2025	Sheet 28 of 51












Project	F5010	F5010/INS
R695	57.6K-1-04	
R708	200K-1-04	62K-1-04
C797	4700P	8.2N-25-04X-K
C776	8.2N-25-04X-K	
OCF	14A	21A



$$V_{out} = 0.8V \cdot [1 + (R1/R2)]$$


CPU VCCA=130mA
NB= 85.65mA
SB=4215mA
Mini Cardnew card=1000mA

F711XX			
Doc	Document Number	1.5VS/1.05VS/1.8VS	
Rev	Revision	F711XX	
Date	Released	Wednesday, July 08, 2009	Page 39 of 51



F71XX		Rev
Size	Document Number	C
Custom	F71XX	VCC SW/VIN_SW
Date	Tuesday, July 08, 2008	Sheet 30 of 51

CHARGER



SET_V		Vch = N*(4.1 + Vset/10)
H	16.84V (4CELL)	N=Cell (pin2 = high -> 4, low -> 3)
L	12.71V (3CELL)	

SET_V		For Q77, R754 mount
L	16.84V (4CELL)	
H	12.71V (3CELL)	


CHG_I	Ich	CHARGER CURRENT = V(CG_H_I)/(Rch*30)
3.6V	2.8A	
3V	2.5A	
2.4V	2A	
1.2V	1A	
0.48V	0.4A	
0.3V	0.25A	



CHG_ON	
L	CHARGER ON
H	CHARGER OFF

ADAPTOR_I					
F50I10		F50I0		F50I5	
Voltage	W	Voltage	W	Voltage	W
330mV	20W	250mV	20W	180mV	20W
660mV	40W	500mV	40W	360mV	40W
990mV	60W	750mV	60W	540mV	60W
1.32V	80W	1V	80W	720mV	80W
X	X	1.25V	100W	900mV	100W
X	X	X	X	1.08V	120W



Vchg = RAD1*Irsense*10


BATTERY CON






SEL	Function
L	AN to MB1
H	AN to MB2










NB9P/M Power ON/OFF Sequence




Title		F71IXX	
Size	Document Number	HYBRID POWER SW	
B	F71IXX	Rev	C
Date:	Tuesday, July 08, 2008	Sheet	33 of 51




Input	Output
PIN1	PIN4
H	H
L	L
X	L




F71XX	
Doc. No.	Document Number
Part No.	F71XX
NB9P/M PCIE INTERFACE	
Rev.	1.0
Date:	10/20/2010




Doc	F711XX		Rev
Doc	Document Number		C
Doc	F711XX	NB9P/M MEMORY INTERFACE	
Doc	Version	1.00	





FBA MEMORY DECOUPLING






F711X		
Doc	Document Number	Rev
Rev	F711XX	1
NB9P/M DDR3 16MX32 PART A		
Date	Issued	Page
2008-06-03	1	1




FBC MEMORY DECOUPLING





F711X		
Doc	Document Number	Rev
Part	NB9PM DDR3 16MX32 PART C	1
Date	Wednesday, 22/06/2006	Page 37 of 91




Title			
F711XX			
Size	Document Number	Rev	
B	F711XX	NB9P/M DACA / DACB / DACC	
Date:	Tuesday, July 08, 2008	Sheet	38 of 51



Title		F711XX	
Size	Document Number	Rev	
Quantity	F711XX	C	
Date:	Tuesday, July 08, 2008	Sheet	39 of 51




Title			F71IXX
Size	Document Number		Rev
Custom	F71IXX	NB9P/M SS/BIOS/HDCP/XTAL	C
Date:	Tuesday, July 08, 2008	Sheet	40 of 51



GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	IN	NA	PRIMARY DVI HOTPLUG
1	IN	NA	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDM_I_CEC
14	OUT	HIGH	PS CONTROL

GPU THERMAL SENSOR




Title			
F711XX			
Size	Document Number	Rev	
Custpm	NB9P/M GPIO / THERMAL	C	
Date:	Tuesday, July 08, 2008	Sheet	41 of 51


MIOA



MIOB



Title		F711XX	
Size	Document Number	NB9P/M MIOA / MIOB	
B	F711XX	Rev	C
Date:	Tuesday, July 08, 2008	Sheet	42 of 51



NB9M-GS/NB9P-GS

(GDDR3: Qimonda 16Mx32)

- Strap[0] --> pull up 45K ohm 1% to +3VS
- Strap[1] --> pull down n 10K ohm 1% to GND
- Strap[2] --> pull up 10K ohm 1% to +3VS
- ROM_SCLK --> pull down n 35K ohm 1% to GND
- ROM_SI --> pull down n 10K ohm 1% to GND
- ROM_SO --> pull up 5K ohm 1% to +3VS

(GDDR3: Hynix 16Mx32)


- Strap[0] --> pull up 45K ohm 1% to +3VS
- Strap[1] --> pull down n 10K ohm 1% to GND
- Strap[2] --> pull up 10K ohm 1% to +3VS
- ROM_SCLK --> pull down n 35K ohm 1% to GND
- ROM_SI --> pull down n 15K ohm 1% to GND
- ROM_SO --> pull up 5K ohm 1% to +3VS

(GDDR3: Samsung 16Mx32)


- Strap[0] --> pull up 45K ohm 1% to +3VS
- Strap[1] --> pull down n 10K ohm 1% to GND
- Strap[2] --> pull up 10K ohm 1% to +3VS
- ROM_SCLK --> pull down n 35K ohm 1% to GND
- ROM_SI --> pull down n 20K ohm 1% to GND
- ROM_SO --> pull up 5K ohm 1% to +3VS

Signal	Bit 3	Bit 2	Bit 1	Bit 0
GPU_ROM_SO	1	0	0	1
GPU_ROM_SCLK	?	1	1	1
GPU_ROM_SI	0	0	0	1
STRAP2	1	0	0	1
STRAP1	0	0	0	1
STRAP0	1	1	1	1

File			
F71IXX			
Size	Document Number		Rev
Custom	F71IXX		C
Date:	Tuesday, July 08, 2008	Sheet	43 of 51




Title		
F711XX		
Size	Document Number	Rev
Custom	NB9PM CRT / HDMI / LCD CON	C
Date:	Tuesday, July 08, 2008	Sheet 44 of 51






ITEM	NB9M-GS			NB9P-GS		
	Performance	Balance	Max Bat	Performance	Balance	Max Bat
VGA_PWRCNTL0	L	L	L	H	H	H
VGA_PWRCNTL1	L	L	H	L	L	H
VOLTAGE	1.17V	1.17V	0.95V	1.05V	1.05V	0.9V
E/M CLOCK	AC	580/700	580/700	275/300	500/800	500/800
(With Loading)	DC	580/700	580/700	275/300	500/800	275/300
E/M CLOCK (Idle)	AC/DC	169/100				

NB9P/M PCIE




Title		F71IXX	
Size	Document Number:	NB9P/M NVVDD / PCIE 1.1V	
Customer	Rev	C	
Date:	Wednesday, July 05, 2006	Sheet	25 of 51




Title		F71XX	
Size	Document Number	NB9P/M NVVDD/DECOUPLING CAP	
Custom	F71XX	Rev	C
Date:	Tuesday, July 08, 2008	Sheet	46 of 51


Close to pin 32,44




Close to pin 16



Close to pin 1,33,41







Close to pin 9,21,27








GPIO0 clock type of PCI Express
 0: 25MHz oscillator
 1: 100MHz differential clock from PCI Express Finger*
 GPIO1 clock source of SATA II
 0: from internal clock source
 1: from ASKIN & ASKOUT*
 GPIO2 control interface to access internal debug registers
 0: SMBus I/F *
 1: Reserved for debugging
 GPIO3 select SMBus ID address
 0: 8'h44*
 1: 8'h4A



Close to pin 4



Title			F711XX		
Size	Document Number				Rev
Custom	F711XX	e-SATA			C
Date:	Tuesday, July 08, 2008	Sheet	47	of	51



U_WUSB/BT_ON#	
0	ON
1	OFF



PCB P/N : 35GEF5000-C0
 PCBA P/N : 80GEF5000-C0

Title		
F711XX		
Size	Document Number	Rev
B	F711XX	C
Date:	Tuesday, July 08, 2008	Sheet 48 of 51

